Modeling Stress-Induced Variability Optimizes IC Timing Performance
نویسندگان
چکیده
Many design teams migrate to advanced IC process nodes to increase performance while reducing area and power. Timing performance and predictability can be compromised, however, if there’s too much systematic variability. Fortunately, systematic variability can be modeled and mitigated if one understands the causes. A leading cause of systematic variability at 45 nm and below is the application of mechanical stress to transistors.
منابع مشابه
A comparison of different network based modeling methods for prediction of the torque of a SI engine equipped with variable valve timing
Nowadays, due to increasing the complexity of IC engines, calibration task becomes more severe and the need to use surrogate models for investigating of the engine behavior arises. Accordingly, many black box modeling approaches have been used in this context among which network based models are of the most powerful approaches thanks to their flexible structures. In this paper four network base...
متن کاملAcute stress impairs inhibitory control based on individual differences in parasympathetic nervous system activity.
Identifying environmental influences on inhibitory control (IC) may help promote positive behavioral and social adjustment. Although chronic stress is known to predict lower IC, the immediate effects of acute stress are unknown. The parasympathetic nervous system (PNS) may be a mechanism of the stress-IC link, given its psychophysiological regulatory role and connections to prefrontal brain reg...
متن کاملThe Vlsi Seminar Series
Increasing integrated circuit (IC) power consumptions and temperatures pose serious challenges to performance, cooling solutions, and lifetime reliability. In this talk, we describe modeling, analysis, and synthesis techniques to solve these problems systematically. We first describe an incremental synthesis technique permitting concurrent physical-level and architectural-level optimization. Th...
متن کاملStress-Induced Effects Caused by 3D IC TSV Packaging on Advanced Semiconductor Processes
Mechanical stress management is a challenge for leading edge semiconductor technology, both in terms of achieving the desired device performance through strain engineering, and in terms of managing chip-package interactions. Starting from the 45 nm CMOS technology node, the mechanical stress has comparable impact on layout-driven variability of intra-channel charge carrier mobility and threshol...
متن کاملFast High - Order Variation - Aware Ic Interconnect Analysis
Fast High-Order Variation-Aware IC Interconnect Analysis. (August 2007) Xiaoji Ye, B.E., Wuhan University Chair of Advisory Committee: Dr. Peng Li Interconnects constitute a dominant source of circuit delay for modern chip designs. The variations of critical dimensions in modern VLSI technologies lead to variability in interconnect performance that must be fully accounted for in timing verifica...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012